DataCite
metadata only
Ultra-thin nanograin polysilicon devices for hybrid CMOS-NANO integrated circuits
The aim of this research is to develop and to evaluate devices and circuits performances based on ultrathin nanograin polysilicon wire (polySiNW) dedicated to room temperature operated hybrid CMOS-"nano" integrated circuits. The proposed polySiNW device is a field effect transistor, where the transi
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Multi-gate Si nanowire MOSFETs : fabrication, strain engineering and transport analysis#1361831
- Integrated Microelectronic Devices#67221
- DESIGN, MODELING, AND EXPERIMENTAL DEVELOPMENT OF NANOSCALE CONFINEMENT STRUCTURES ON PLANAR SILICON-BASED MICROELECTRODE ARRAYS FOR SINGLE-ENTITY ELECTROCHEMICAL SENSING#200255
- Top-down technique for scaling to nano in silicon MEMS#954962
- Towards ultra-scaled nanoelectronics using the zipper material system $Bi_2O_2Se/Bi_2SeO_5$#1049718
Record · ID 1361790
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive