DataCite
metadata only
Multi-gate Si nanowire MOSFETs : fabrication, strain engineering and transport analysis
Multi-gate devices e.g. gate-all-around (GAA) Si nanowires and FinFETs are promising can- didates for aggressive CMOS downscaling. Optimum subthreshold slope, immunity against short channel effect and optimized power consumption are the major benefits of such archi- tectures due to higher electrosta
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Ultra-thin nanograin polysilicon devices for hybrid CMOS-NANO integrated circuits#1361790
- Electric field dependency of traps in mesfet/hemt devices#638672
- DESIGN, MODELING, AND EXPERIMENTAL DEVELOPMENT OF NANOSCALE CONFINEMENT STRUCTURES ON PLANAR SILICON-BASED MICROELECTRODE ARRAYS FOR SINGLE-ENTITY ELECTROCHEMICAL SENSING#200255
- Surface roughness and interface engineering for gate dielectrics on strained layers#1366846
- Sensitive and Spatially-Resolved Electrochemiluminescence via Micropatterning#206571
Record · ID 1361831
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive