DataCite
metadata only
From All-Si Nanowire TFETs Towards III-V TFETs
Performance improvement by device scaling has been the prevailing method in the semiconductor industry over the past four decades. However, current silicon transistor technology is approaching a fundamental limit where scaling does not improve device performance. As the density of number of devices
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Review of: "FinFET nanotransistor downscaling causes more short channel effects, less gate control, exponential increase in leakage currents, drastic process changes and unmanageable power densities"#89477
- A Si-on-SiC Platform for Interfacing with Vanadium Dopants in the Telecom O-Band#1130352
- Fabrication and design of nanoscale regular circuits#1361786
- Beyond Scaling : Physics and Modeling for Pushing the Frontiers of Low-Power Devices#1361834
- Enhancing Gate Control and Mitigating Short Channel Effects in 20-50 nm Channel Length Amorphous Oxide Thin Film Transistors#155594
Record · ID 1361825
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive