arXiv (All)
open access
Efficient Simulation of Gate Leakage Currents in Ultra-scaled Transistors from First Principles
To ensure high electrostatic integrity in ultra-scaled field-effect transistors (FETs), thin gate dielectric layers are typically needed, potentially giving rise to (strong) leakage currents. Being able to model this effect is therefore crucial. Here, we show how gate leakage currents can be compute
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Revealing New Leakage Paths in GAAFETs using Predictive First-Principles Simulations#1324899
- Electric field dependency of traps in mesfet/hemt devices#638672
- Green's functions and weighting fields for dielectric multilayer geometries#1234328
- Advanced physics-based modeling of TFETs: A comprehensive geometric and material perspective#1329274
- Positivity constraints on the dynamics of cusped impurities in CFTs#792531
Record · ID 1533777
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive