Lund University Publications
metadata only
Accelerating vector operations by utilizing reconfigurable coprocessor architectures
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Ditto: Generalized Reconfigurable Linearizable Reads#1160982
- Ditto: Generalized Reconfigurable Linearizable Reads#1155637
- DiffPower: GPU-Accelerated Differentiable Switching Power Analysis and Optimization#429325
- SCRIBE: Practical Static Binary Patching via Binary-Aware Recompilation of Decompiled Code#155396
- An efficient serialized hardware implementation of the ASCON algorithm.#402804
Record · ID 420803
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive