Repositório PUCRS
metadata only
Estimativa e redução da dissipação de potência em redes intra-chip com chaveamento por pacotes
The main cost functions in VLSI design during the 90’s were silicon area, performance, cost and reliability. Power dissipation and energy consumption were a secondary concern. For example, some Intel processors could dissipate more than 120 watts. Mobile computing changes this scenario, making energ
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Projeto e prototipação de interfaces e redes intrachip não-síncronas em FGPAs#946510
- Deep-submicron embedded processor architectures for high-performance, low-cost and low-power#456709
- A Unified E2E Energy Efficiency Testing Framework for Open RAN#246468
- Characterization of Request and Token Energy Costs for LLM Inference Workloads on GPU Platforms#784812
- Characterization of Request and Token Energy Costs for LLM Inference Workloads on GPU Platforms#783222
Record · ID 946364
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive