arXiv (All)
open access
Efficient Hardware Information-Flow Tracking for Pre-Silicon Security Testing
Register-Transfer Level (RTL) simulation is widely used to test hardware before it is fabricated. To allow testing for security related information flow properties, such as confidentiality and integrity, taint logic can be automatically added to the design to track how information flows through it.
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- AutoTrans: AI-Assisted Automatic Translation of Security Assertions for RISC-V Processors#996974
- Memoir: Learning, Verifying, and Evolving False-Positive Memories for Static Application Security Testing Tools#441692
- Demystifying Gate-Level Localization of RTL Trojans#1011635
- Demystifying Gate-Level Localization of RTL Trojans#965357
- ShadowPickle: Evading Machine Learning Model Scanners via Stealthy Pickle Deserialization Attacks#386783
Record · ID 974879
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive