arXiv (All)
open access
AutoTrans: AI-Assisted Automatic Translation of Security Assertions for RISC-V Processors
Reusing a set of verified security assertions across RISC-V processor targets remains one of the most expensive bottlenecks in hardware security verification. Manual translation takes hours per assertion. Raw LLM translation is fast but unreliable, introducing signal hallucination, where the model i
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Efficient Hardware Information-Flow Tracking for Pre-Silicon Security Testing#974879
- Adapting AlphaEvolve to Optimize Fully Homomorphic Encryption on TPUs#187242
- An AI Approach to Verified Production Cryptographic Libraries#423869
- NACRE: Rethinking Confidential Containers through Native Architectural Support#639602
- A new secure approach for AI-based compression across various domains.#338645
Record · ID 996974
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive