arXiv (All)
open access
OTTER - Two Transistor - One RRAM Architecture for Reliable In-Memory-Computing in 28 nm CMOS Technology
This work presents OTTER, a 28 nm CMOS platform co-integrated with TaOx-based valence-change mechanism (VCM) RRAM, demonstrating a two-transistor-one-memristive-device (2T1R) architecture for reliable in-memory computing. The 2T1R cell combines a low-drive-current (LD) transistor and a high-drive-cu
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Resistive switching memristors: structures, materials, fabrication techniques, and process challenges for VLSI integration.#415510
- Impact of Oxidation Layer in the Resistive Switching Behavior of Nitride-Based Memristor Devices#814606
- Boosting the Memory Window of Memristive Stacks via Engineered Interfaces with High Ionic Mobility#974278
- Design of Memristive Lightweight Encryption For In-Memory Image Steganography#157299
- Sub-Thermionic Switching in a Negative-Capacitance Bandgap-Change Field-Effect Transistor#1049244
Record · ID 986523
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive